UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/613,542	07/03/2003	Kee Park	5646-60IP	4532
	7590 11/14/200 L SIBLEY & SAJOVE	EXAMINER		
PO BOX 37428			DARE, RYAN A	
RALEIGH, NC 27627			ART UNIT	PAPER NUMBER
			2186	
			MAIL DATE	DELIVERY MODE
			11/14/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)		
	10/613,542	PARK ET AL.		
Office Action Summary	Examiner	Art Unit		
	RYAN DARE	2186		
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet with t	he correspondence address		
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory peri  - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 1.136(a). In no event, however, may a reply od will apply and will expire SIX (6) MONTHS tute, cause the application to become ABAND	FION.  be timely filed  from the mailing date of this communication.  DONED (35 U.S.C. § 133).		
Status				
Responsive to communication(s) filed on 31     This action is <b>FINAL</b> . 2b) ☑ T     Since this application is in condition for allow closed in accordance with the practice under	his action is non-final. wance except for formal matters			
Disposition of Claims				
4) ☐ Claim(s) 1-57 is/are pending in the application 4a) Of the above claim(s) is/are with description 5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1-57 is/are rejected.  7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction and application Papers  9) ☐ The specification is objected to by the Exam	lrawn from consideration. d/or election requirement.			
10) The drawing(s) filed on is/are: a) and a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct of the oath or declaration is objected to by the	accepted or b) objected to by the drawing(s) be held in abeyance. rection is required if the drawing(s) in	See 37 CFR 1.85(a). s objected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119				
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>				
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	Paper No(s)/M	mary (PTO-413) ail Date nal Patent Application		

Art Unit: 2186

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

- 2. Claims 1-57 are rejected under 35 U.S.C. 102(e) as being anticipated by Pereira et al., US Patent 6,542,391.
- 3. With respect to claim 1, Pereira teaches a content addressable memory (CAM) device, comprising: a priority resolution circuit that is configured to hierarchically resolve competing soft priorities between a plurality of active hit signals according to numeric significance, in col. 19, lines 27-53.
- 4. With respect to claim 2, Pereira teaches the CAM device of Claim 1, wherein said priority resolution circuit is configured to resolve competing hard priorities between two or more of the plurality of active hit signals having equivalent highest soft priorities by identifying which of the two or more of the plurality of active hits signals has the highest hard priority, in col. 35, lines 13-28, the row priority circuit.

Application/Control Number: 10/613,542

Art Unit: 2186

5. With respect to claim 3, Pereira teaches the CAM device of Claim 2, wherein said priority resolution circuit comprises a MSB soft priority resolution stage and a LSB soft priority resolution stage, in col. 20, lines 5-20.

Page 3

- 6. With respect to claim 4, Pereira teaches the CAM device of Claim 3, wherein said priority resolution circuit comprises a hard priority resolution stage that is electrically coupled to outputs of said LSB soft priority resolution stage, in col. 20, lines 5-20.
- 7. With respect to claim 5, Pereira teaches the CAM device of Claim 1, further comprising: a plurality of CAM array blocks having respective soft priorities assigned thereto; and wherein said priority resolution circuit comprises a plurality of registers that retain the soft priorities assigned to said plurality of CAM array blocks, in col. 19, lines 27-53.
- 8. With respect to claim 6, Pereira teaches a content addressable memory (CAM) device, comprising: a plurality of CAM array blocks having respective soft priorities assigned thereto; and a hierarchical priority resolution circuit that is configured to identify a highest priority one of said plurality of CAM array blocks having respective matching entries therein during a search operation, by sequentially evaluating the soft priorities of said plurality of CAM array blocks according to numeric significance, in col. 19, lines 27-53.
- 9. With respect to claim 7, Pereira teaches the CAM device of Claim 6, wherein said hierarchical priority resolution circuit is configured to sequentially evaluate the soft priorities of said plurality of CAM array blocks in descending order according to numeric significance, in col. 19, lines 27-53 and col. 20, lines 5-20.

Application/Control Number: 10/613,542

Art Unit: 2186

10. With respect to claim 8, Pereira teaches the CAM device of Claim 6, wherein said hierarchical priority resolution circuit comprises a plurality of programmable registers that retain the soft priorities, in col. 19, lines 27-53.

Page 4

- 11. With respect to claim 9, Pereira teaches the CAM device of Claim 6, wherein said hierarchical priority resolution circuit comprises: a first soft priority resolution circuit that is electrically coupled in a wired-OR manner to a first plurality of signal lines; and a second soft priority resolution circuit that is electrically coupled in a wired-OR manner to a second plurality of signal lines, in col. 29, lines 23-28.
- 12. With respect to claim 10, Pereira teaches the CAM device of Claim 9, wherein the first and second plurality of signal lines are floated or biased at precharged levels during the search operation, in col. 9, lines 17-18.
- 13. With respect to claim 11, Pereira teaches the CAM device of Claim 9, wherein said hierarchical priority resolution circuit further comprises: a third soft priority resolution circuit that is electrically coupled in a wired-OR manner to a third plurality of signal lines, in col. 9, lines 17-18.
- 14. With respect to claim 12, Pereira teaches the CAM device of Claim 11, wherein said hierarchical priority resolution circuit further comprises: a hard priority resolution circuit that is electrically coupled to outputs of said third soft priority resolution circuit, in col. 9, lines 4-27.
- 15. With respect to claim 13, Pereira teaches the CAM device of Claim 6, wherein said hierarchical priority resolution circuit comprises: a soft priority resolution circuit;

Art Unit: 2186

and a hard priority resolution circuit that is electrically coupled to outputs of said soft priority resolution circuit, in col. 19, lines 27-53.

- 16. With respect to claim 14, Pereira teaches the CAM device of Claim 6, wherein said hierarchical priority resolution circuit comprises: a soft priority resolution circuit that is electrically coupled in a wired-OR manner to a first plurality of signal lines that are floated or biased at precharged levels during a priority resolution operation; and a hard priority resolution circuit that is electrically coupled to outputs of said soft priority resolution circuit, in col. 19, lines 27-53 and col. 9, lines 4-27.
- 17. With respect to claim 15, Pereira teaches a content addressable memory (CAM) device, comprising: a priority resolution circuit that is configured to resolve competing soft priorities between a plurality of active hit signals associated with a respective plurality of CAM array blocks, in response to a search operation, in col. 19, lines 27-53.
- 18. Claims 16-18 are similar to claims 2-4 and are rejected using similar logic.
- 19. Claim 19 is similar to claims 1 and 2, and is rejected using similar logic.
- 20. With respect to claim 20, Pereira teaches the CAM device of Claim 19, wherein the competing soft priorities of the plurality of active hit signals are resolved by evaluating the soft priorities in a MSB to LSB sequence, in col. 9, lines 36-42.
- 21. With respect to claim 21, Pereira teaches the CAM device of Claim 19, wherein said priority resolution circuit is a hierarchical priority resolution circuit having at least two soft priority resolution stages and a hard priority resolution stage, in col. 6, lines 22-67.
- 22. Claim 22 is similar to claim 6 and is rejected using similar logic.

- 23. Claim 23 is similar to claims 1 and 2 and is rejected using similar logic.
- 24. With respect to claim 24, Pereira teaches a content addressable memory (CAM) device, comprising: a plurality of CAM array blocks that each have respective soft and hard priorities assigned thereto; and a priority resolution circuit that is configured to identify a highest priority one of said plurality of CAM array blocks having respective matching entries therein during a search operation by resolving competing hard priorities between at least two of said plurality of CAM array blocks having the same soft priority, in col. 20, lines 5-20.
- 25. With respect to claim 25, Pereira teaches the CAM device of Claim 24, wherein the CAM device comprises 2N+1 CAM array blocks therein, where N is an integer; and wherein said priority resolution circuit comprises log2N groups of precharged signal lines that are used during a priority resolution operation to resolve competing soft priorities between hit signals generated by said plurality of CAM array blocks, in col. 19, lines 27-53 and col. 25, lines 22-25.
- 26. With respect to claim 26, Pereira teaches the CAM device of Claim 24, wherein the CAM device comprises 2N+1 CAM array blocks, where N is an integer; and wherein said priority resolution circuit comprises log2N groups of N or N-1 precharged signal lines, in col. 25, lines 22-25.
- 27. With respect to claim 27, Pereira teaches the CAM device of Claim 24, wherein the CAM device comprises (2x)y CAM array blocks, where x and y are integers; and wherein said priority resolution circuit comprises y groups of precharged signal lines having 2x or 2x-1 signal lines per group, in col. 5, lines 22-25

Art Unit: 2186

28. With respect to claim 28, Pereira the CAM device of Claim 27, wherein x and y represent a pair of integers selected from the pair groups (x,y) consisting of (3,3), (2,4) and (3,2), in col. 5, lines 22-25.

29. With respect to claims 29-57, Applicant claims the same material as claims 1-28, except combines the limitations in various different ways. Therefore the rejection of these claims is substantially the same as claims 1-28.

## Response to Arguments

30. Applicant's arguments with respect to claims 1-57 have been considered but are moot in view of the new ground(s) of rejection.

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to RYAN DARE whose telephone number is (571)272-4069. The examiner can normally be reached on Mon-Fri 9:30-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571)272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2186

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Matt Kim/ Supervisory Patent Examiner, Art Unit 2186

/Ryan Dare/ November 10, 2008